



Project Code : QRQY00000009  
PCB P/N : 17938  
Revision : 1


# Bolt WHL Block Diagram




### KBC SMBus Block Diagram




# Thermal Block Diagram



# Audio Block Diagram





CLK Block Diagram




BOLT L 14 EMMC






BOLT L 14 EMMC


### CNL-U/Y Timing Diagram for G3 to S0/M0 [Non Deep Sx Platform]




### WHL-U/Y Timing Diagram for G3 to S0/M0 [Non Deep Sx Platform]



Tulip WHL POWER UP SEQUENCE DIAGRAM (NON Deep Sx Platform)




For DDR4 power sequence




**Main FUNC = CPU**



55 CAM\_EN



(#575412) PROCHOT# Routing Guidelines







**Table 7-11. PROCHOT# Routing Guidelines (Sheet 1 of 2)**

Segment	Tline Type	Reference	Via Count	Max Length, mm		Max Length, Mils	
				Segment	Total	Segment	Total
M1	MS/SL/DSL	VSS	2	38	305	1496.06	12007.9
M2	MS/SL/DSL	VSS	2	279		10984.3	
M3	MS/SL/DSL	VSS	1	76		2992.13	
M4	MS/SL/DSL	VSS	1	76		2992.13	
M5	MS/SL/DSL	VSS	1	76		2992.13	
M6	MS/SL/DSL	VSS	1	76		2992.13	
M7	MS/SL/DSL	VSS	1	76		2992.13	
M8	MS/SL/DSL	VSS	1	8		341.96	
M9	MS/SL/DSL	VSS	2	254		254	
Topology Guidelines							
Platform resistors values		Rpu = 1KΩ, Rs = 500Ω, Ri+ Ragent = 75-200Ω, R6+ Rinvod = 75-200Ω					
Platform resistors tolerances		± 5%					


Size C	Document Number <b>BOLT WHL</b>	Rev <b>1</b>
Date: Thursday, December 27, 2018	Sheet 4 of 105	

Main FUNC = CPU

DDR4 ball type: Non-Interleaved Type




# WHL U DDR4 SODIMM T3/8L Signals Topologies



**Note:** DRAM\_RST C1 capacitor should not be installed

RCOMP (0/1/2)	M	US/SL	500				15	20	25	CFL-U43e/ WHL-U42: 121/80.6/ 100
Reset	BO1	US	500	8000			3		6	R1=470 [5%] R2=0 C1=0.1uF (no stuff)
	BO2	SL	800-BO1				3.5		12	
	M	SL			50		4		20	
	BI	US					4		20	

Figure 4-1. WHL U DDR4 SODIMM V<sub>REF-CA</sub> Overview



Notes:  
1. To enable easy route, At DDR4 systems, DDR1\_VREF\_DQ is used as VREF\_CA for Channel B.

**Main FUNC = CPU**



	LP3 DDR_RCOMP	DDR4 SODIMM DDR_RCOMP	DISP_RCOMP	CFG_RCOMP	PCIe_RCOMP_P/N	USB2_COMP
Board Rterm (ohm)	DDR_RCOMP[0]: 200Ω ±1% on pkg to VSS  DDR_RCOMP[1]: 80.6Ω ±1% on pkg to VSS  DDR_RCOMP[2]: 162Ω ±1% on pkg to VSS	DDR_RCOMP[0]: 121Ω ±1% on pkg to VSS  DDR_RCOMP[1]: 80.6Ω ±1% on pkg to VSS  DDR_RCOMP[2]: 100Ω ±1% on pkg to VSS	24.8Ω +/-1% to VCCIO	49.9Ω +/-1% to GND	100Ω +/-1% Differential	113Ω +/-1% to GND
Board Rdc (ohm)	n/a	n/a	<0.2	<0.5	<0.1	<0.5
DDR	X	X				
HDMI			X			
DP			X			
eDP			X			
CFG				X		
PCIe					X	
USB2						X






Figure 10 illustrates a multi-processor system with a shared bus. The diagram shows three VMCST CPUs connected to a shared bus. Each CPU is connected to a 'CLOSE TO CPU' block containing a 'MIOF L1-GP' block. The bus is labeled 'VME DATA CPU' and 'VME CLK CPU'. The bus is divided into three segments by three 'BRIDGE PAD-1-GP' blocks. The first segment connects CPU 1 to the first bridge pad. The second segment connects the first bridge pad to the second bridge pad. The third segment connects the second bridge pad to CPU 3. The bus is labeled 'VME DATA CPU' and 'VME CLK CPU'.

Figure 7-19. Routing Illustration for SVID Topology #575412



VID# represents 3 signals: VIDSOUT, VIDSCK, VIDSALERT#.	
VDS Signals	VIDSOUT, VIDSCK, VIDSALERT#
VIDSOUT platform resistors	Rpu1=100Q, Rpu2=100Q, Rs1=0Q, Rs2=10Q
VIDSCK platform resistors	Rpu1=Empty, Rpu2=45Q, Rs1=0Q, Rs2=49.9Q
VIDSALERT# platform resistors	Rpu1=56Q, Rpu2=Empty, Rs1=220Q, Rs2=0Q
Platform resistors tolerances	± 5%
Route ordering	When routing at minimum spacing route Alert between Data and Clock

### 12-3. Example of Processor Vcc\_SENSE/Vss\_SENSE Package Sensing



### Package Sensing Recommendations


Power Rail Sense Line	R1, R2	Trace Impedance	Trace Length Match
VCC_SENSE / VSS_SENSE	100Ω	50Ω	<25 mils
VCC <sub>GT</sub> _SENSE / VSS <sub>GT</sub> _SENSE			
VCC <sub>SA</sub> _SENSE / VSS <sub>SA</sub> _SENSE			
VCC <sub>IO</sub> _SENSE / VSS <sub>IO</sub> _SENSE <sup>[1]</sup>		NA	

**Note:**  
1. Does not apply when rails are merged.

To minimize any stray noise pickup to the Vcc\_SENSE/ Vss\_SENSE lines



- Sense traces should be referenced to a solid ground plane
- Avoid crossing over plane splits
- Maintain 25-mil separation distance away from any other dynamic signals

- R1, R2 should be placed within 2 inches (50.8 mm) of the processor socket, minimizing any potential error due to Vcc\_SENSE/Vss\_SENSE line resistance.






Main FUNC = CPU



Pin Number	CFL-U43E	WHL ES1 Netname	WHL ES2 Netname
AA9	VCCGT	VCCGT	VCCCORE
AB10	VCCGT	VCCGT	VCCCORE
AB2	VCCGT	VCCGT	VCCCORE
AB8	VCCGT	VCCGT	VCCCORE
AB9	VCCGT	VCCGT	VCCCORE
AC8	VCCGT	VCCGT	VCCCORE
AD9	VCCGT	VCCGT	VCCCORE
AE10	VCCGT	VCCGT	VCCCORE
AE8	VCCGT	VCCGT	VCCCORE
AE9	VCCGT	VCCGT	VCCCORE
AF10	VCCGT	VCCGT	VCCCORE
AF2	VCCGT	VCCGT	VCCCORE
AF8	VCCGT	VCCGT	VCCCORE
AG8	VCCGT	VCCGT	VCCCORE
AG9	VCCGT	VCCGT	VCCCORE
AH9	VCCGT	VCCGT	VCCCORE
AJ10	VCCGT	VCCGT	VCCCORE
AJ8	VCCGT	VCCGT	VCCCORE
AK2	VCCGT	VCCGT	VCCCORE
AK9	VCCGT	VCCGT	VCCCORE
AL10	VCCGT	VCCGT	VCCCORE
AL8	VCCGT	VCCGT	VCCCORE
AL9	VCCGT	VCCGT	VCCCORE
AM8	VCCGT	VCCGT	VCCCORE
V2	VCCGT	VCCGT	VCCCORE
Y10	VCCGT	VCCGT	VCCCORE
Y8	VCCGT	VCCGT	VCCCORE




Design Target	CPU support	Stuffing options for compatibility	Incremental VR BOM vs KBL	Incremental board area vs. KBL
Cost optimized entry design (C13-SMB0-ICP)	CNL only	None	No increase expected for CNL vs. KBL U22	~0mm² vs. KBL U22
Premium design (C17-C13)	WHL only	None	Load line change anticipated to drive incremental cost vs. KBL R	TBD
Scalable mainstream design (C17-ICP)	WHL and CNL	Jumpers vary by SKU: 3 if WHL 1 if CNL	Load line change on WHL anticipated to drive incremental cost vs. KBL R No increase expected for CNL vs. KBL U22	TBD



**Main FUNC = CPU**


PCH DERIVED RAILS UNSLICED GT VCCIO



















**Layout Note:**

1uF:  
C1174 near N15  
C1180 near K15  
C1173 near AF20  
C1172 near N18  
C1175 near AB19  
22uF :  
C1182 C1184 near N15  
10uF:  
C1176 near N15

**BOLT L 14 EMMC**



```
Main Func
= MEMORY
```



```
Main Func
= MEMORY
```

	M_B_A0	5
	M_B_A1	5
	M_B_A2	5
	M_B_A3	5
	M_B_A4	5
	M_B_A5	5
	M_B_A6	5
	M_B_A7	5
	M_B_A8	5
	M_B_A9	5
	M_B_A10	5
	M_B_A11	5
	M_B_A12	5
	M_B_A13	5
	M_B_A14	5
	M_B_A15	5
	M_B_A16	5

```

M_B_BA0 5
M_B_BA1 5
M_B_BG0 5
M_B_BG1 5

M_B_CLK0 5
M_B_CLK#0 5
M_B_CLK1 5
M_B_CLK#1 5

M_B_CKE0 5
M_B_CKE1 5


```

```

-->> M_B_CS#0 5
-->> M_B_CS#1 5

--<<< M_B_DIMB_ODT0 5
--<<< M_B_DIMB_ODT1 5

```

 PCH\_SMBDATA 12,18,56,70  
 PCH\_SMBCLK 12,18,56,70

—	DDR4_DRAMRST#	5,12
—	M_B_ACT_N	5
—	M_B_ALERT_N	5

—<<< M\_B\_PARITY 5

===== <<< V\_SM\_VREF\_CN1B 5



```

M_B_DQ1 5
M_B_DQ2 5
M_B_DQ3 5

```

M_B_DQ4	5
M_B_DQ5	5
M_B_DQ6	5
M_B_DQ7	5

	M_B_DQ8	5
	M_B_DQ9	5
	M_B_DQ15	5

```

M_B_DQ14 5
M_B_DQ12 5
M_B_DQ13 5

```

M_B_DQ10	5
M_B_DQ11	5
M_B_DQ22	5

	M_B_DQ17	5
	M_B_DQ21	5
	M_B_DQ19	5
	M_B_DQ18	5

M_B_DQ16	5
M_B_DQ20	5
M_B_DQ23	5

M_B_DQ30	5
M_B_DQ27	5
M_B_DQ29	5

	M_B_DQ27	5
	M_B_DQ25	5
	M_B_DQ28	5
	M_B_DQ24	5

M_B_DQ26	5
M_B_DQ35	5
M_B_DQ38	5

M_B_DQ36	5
M_B_DQ37	5
M_B_DQ34	5

M_B_DQ39	5
M_B_DQ32	5
M_B_DQ33	5
M_B_DQ40	5

M_B_DQ41	5
M_B_DQ42	5
M_B_DQ47	5

	M_B_DQ44	5
	M_B_DQ45	5
	M_B_DQ43	5

M_B_DQ48	5
M_B_DQ52	5
M_B_DQ51	5

		M_B_DQ49	5
		M_B_DQ54	5
		M_B_DQ48	5

M_B_DQ50	5
M_B_DQ53	5
M_B_DQ63	5

M_B_DQ62	5
M_B_DQ57	5
M_B_DQ56	5

	M_B_DQ58	5
	M_B_DQ59	5
	M_B_DQ61	5
	M_B_DQ60	5

M\_B\_DQS\_DN0 M\_B\_DQS\_DN1



M\_B\_DQS\_DN2  
M\_B\_DQS\_DN3  
M\_B\_DQS\_DN4

M\_B\_DQS\_DP0 <<> M\_B\_DQS\_DP1

M\_B\_DQS\_DP5  
M\_B\_DQS\_DP6  
M\_B\_DQS\_DP7

---


5




**BOLT L 14 EMMC**



Title			
<b>D DR3-SODIMM1</b>			
Size A 2	Document Number <b>BOLT WHL</b>		Rev <b>1</b>
Date:	Thursday, December 27, 2018	Sheet 13 of	105




#543016:  
220 nF nominal capacitors are recommended for Gen 3.  
100 nF nominal capacitors are recommended for Gen 2.



#543019: The xHCI controller supports USB Debug port on all USB3.0 capable ports.

USB 2.0 Table

Pair	Device
1	USB1 (USB Charger)
2	IO board USB2.0
3	USB2 CON
4	TYPE-C USB/ I2C MIX
5	IO board USB2.0
6	CAMERA
7	Card Reader
8	WLAN
9	Touch Panel
10	WLAN (BT)



Overcurrent Protection #575412

Whiskey Lake PCH has implemented programmable USB Overcurrent signals. The 4 overcurrent pins are to be shared across the USB 2.0 ports and USB 3.1 ports. This allows the platform designer flexibility in routing of the OC pins and allows for unused pins to be configured as GPIOs.

It is the responsibility of system software (BIOS) to program the overcurrent registers of the given USB controller correctly and to make sure that each USB port is protected by only one overcurrent pin. Operation with more than one overcurrent pin mapped to a port is undefined.

#575412  
USB2 and USB3\_SENSE signals are not needed for USB Type-C implementation with Type-C Port Controller (TPC).




Figure 6-1. High Speed I/O (HSIO) Lane Multiplexing in CNL PCH-LP

Flex I/O Lane	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
High Speed I/O (HSIO) Type and Lane	USB3.1 Gen1/Gen2 #1	USB3.1 Gen1/Gen2 #2	USB3.1 Gen1/Gen2 #3	USB3.1 Gen1/Gen2 #4	USB3.1 Gen1/Gen2 #5	USB3.1 Gen1/Gen2 #6	PCIe #7	PCIe #8	PCIe #9	PCIe #10	PCIe #11	PCIe #12	PCIe #13	PCIe #14	PCIe #15	PCIe #16
Intel® RST Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support

6.4.1 PCH PCI Express\* Device Down Guidelines

Figure 6-3. PCH PCI Express\* Device Down at 2.5, 5, and 8 GT/s Topology




Table 6-6. PCH PCI Express\* Device Down Routing Guidelines (Sheet 1 of 2)

Parameter	Segment	Stack-up (MS/SL/DSL)	Units	2.5 GT/s Routing	5 GT/s Routing	8 GT/s Routing
Reference Plane	BO, M1, M2, M3	MS/SL/DSL	NA	GND	GND	GND
Break-Out Max Length	BO	MS/SL/DSL	mm(mils)	15.2(598.42)	15.2(598.42)	15.2(598.42)
Post-AC Capacitor Max Length	M3	MS	mm(mils)	8(314.96)	8(314.96)	8(314.96)


Figure 3-1. RCOMP Recommendation for WHL U42 and CFL U43e - Part 1

	LP3 DDR_RCOMP	DORA SODIMM DDR_RCOMP	DISP_RCOMP	CFG_RCOMP	PCIe_RCOMP_P/N	USB2_COMP
Board Rterm (ohm)	DDR_RCOMP[0]: 2000 ±1% on p1g to VSS DDR_RCOMP[1]: 80.60 ±1% on p1g to VSS DDR_RCOMP[2]: 1620 ±1% on p1g to VSS	DDR_RCOMP[0]: 1210 ±1% on p1g to VSS DDR_RCOMP[1]: 80.60 ±1% on p1g to VSS DDR_RCOMP[2]: 1000 ±1% on p1g to VSS	24.90 ±1% to VCCIO	49.90 ±1% to GND	100Ω ±1% Differential	118Ω ±1% to GND
Board Rdc (ohm)	n/a	n/a	<0.2	<0.5	<0.1	<0.5
DDR	X	X				
HDMI			X			
DP			X			
eDP			X			
CFG				X		
PCIe					X	
USB2						X

```

24.04  _GTS_POINTER          >>>
24.04  _MSETI_OUTP             >>>
24.04  _GAPWIND                >>>
24.04  _G_PSI_POINTER          >>>
24.04  _G_PSI_POINTER          >>>
40.01  _G2_SLP_SAR            >>>
40.01  _G2_SLP_SAR            >>>
40.01  _G2_SLP_SAR            >>>
24.01  _GSI_ENI_WORDS_R      <<<
4.44  _GSI_ENI_WORDS_R      <<<
30.31  _GSI_ENI_WORDS_R    <<<
3  _GSI_ENI_WORDS_R      <<<
3  _GSI_ENI_WORDS_R      <<<
15  _GSI_ENI_WORDS_R      <<<
15.24.01  _G2I_POINTER      >>>
24.31  _G2I_LAB_POINTER    >>>
24.31  _G2I_POINTER        >>>
24.31  _G2I_POINTER        >>>

```








## 66 IO\_DB\_DET#\_GPPG5 &lt;&lt;&lt;\_\_\_\_\_



Main Func = PCH

55	Y00H0C_DET#	<<<
61	QV1_R02_R0P	<<<
15.81	QV1_R02_DT_R	<<<
61	QV1_R02_R0P	<<<
61	QV1_R02_DT_R	<<<
91	TPM_INT	<<<
BOARD SETTING		
15	WPIR_ST	>>>
SD READ CONTROL		
66	SD_READ_MODE#	<<<
DEBUG PORT		
66	UART_2_CMODE_DT#	<<<
66	UART_2_CMODE_DT#	<<<
EC		
24	EC_EXT_INTERRUPT#	>>>
KB DETECT		
66	KB_DET#	<<<
TPAD I2C IF		
66.66	SCS_SCL_T0N_P#	<<<
66.66	SCS_SCL_T0N_P#	<<<
PANEL		
58	SCS_SCL_T0N_P#	<<<
58	SCS_SCL_T0N_P#	<<<
58	P_PANEL_DET#	<<<
55	QV1_PANEL_EN	<<<
21.55	QV1_PANEL_DET#	>>>
GPU		
FREE FALL SENSOR		
70	FFS_INT2	<<<
RTC		
15.25	RTC_DET#	>>>
HDD DET		
15.60	HDD_DET#	<<<
VGA BD DET		
56	VGA_DET#	>>>
Power Button BD		
21.64	PWR_BTN_DET#	>>>
56	WCH_TPM0_V00_EN	<<<
62	WARM_GPIO_P00T0#	<<<
62	WARM_FULL_PWR_EN_R	<<<



17.4.1 Configurable GPIO Voltage

Except for all pads in GPIO F group and GPD group, all other GPIO pads support per-pad configurable voltage, which allows control selection of 1.8V or 3.3V for each pad. The configuration is done via soft straps.

Before soft straps are loaded, the default voltage of each pin depends on its default as input or output.

- Input: 1.8V level with 3.3V tolerant.
- Output: defaults to '0', except for the following GPIOs which defaults to '1' via a ~20K pull-up to 3.3V:
  - GPP\_B0
  - GPP\_B1
  - GPP\_B11 / EXT\_PWR\_GATE#
  - GPP\_B12 / SLP\_S0#
  - GPP\_H18 / CPU\_C10\_GATE#

A 1.8V device connected to these GPIOs must be capable of taking 20K pull-up to 3.3V.

**Warning:** GPIO pad voltage configuration must be set correctly depending on device connected to it; otherwise, damage to the PCH or the device may occur.

- Notes:**
  - GPIO F group supports 1.8V only.
  - GPD group supports 3.3V only.



# Main Func = PCH

61 BLUETOOTH\_EN <<<  
61 WIFI\_RF\_EN <<<

20,64 PWR\_BD\_DET# >>>

15 GPP\_H21 >>>  
15 GPP\_H23 >>>  
15 GPD\_7 >>>

40 GPPC\_H18\_VCCIO\_LPM <<<  
18 PROJECT\_ID0 <<<

## CNvi TX for wifi

61 CNV\_WT\_CLK\_DP >>>  
61 CNV\_WT\_CLK\_DN >>>  
61 CNV\_WT\_DP0 >>>  
61 CNV\_WT\_DN0 >>>  
61 CNV\_WT\_DP1 >>>  
61 CNV\_WT\_DN1 >>>

## CNvi RX for wifi

61 CNV\_WR\_CLK\_DP >>>  
61 CNV\_WR\_CLK\_DN >>>  
61 CNV\_WR\_DP0 >>>  
61 CNV\_WR\_DN0 >>>  
61 CNV\_WR\_DP1 >>>  
61 CNV\_WR\_DN1 >>>

62 WWAN\_BB\_RST# <<<

20,55 LCD\_CBL\_DET# >>>


## EMMC

63 EMMC\_D7 >>>  
63 EMMC\_D6 >>>  
63 EMMC\_D5 >>>  
63 EMMC\_D4 >>>  
63 EMMC\_D3 >>>  
63 EMMC\_D2 >>>  
63 EMMC\_D1 >>>  
63 EMMC\_D0 >>>

63 EMMC\_CLK >>>  
63 EMMC\_CMD >>>  
63 EMMC\_RCLK <<<  
63 EMMC\_RESET# <<<

## IO BD DET


66 IO\_DB\_DET# <<<



## WWAN\_BB\_RST

### Power Management States for Modern connected standby platform

System States	USB device States	PCIe device States	PCIe Link States	PERST#	PEWAKEN	CLKREQ#	BS_RESET#	Notes
S0	D0	D0	L0, L1.2	H	H	L0 : L1.2 : H	H	
	D2	D3cold	L2	L	H	H	H	
S0ix	D2	D3cold	L2	L	H	H	H	
	D3cold	D3cold	L3	-	-	-	L	Power is removed from modem
S4	D2	D3cold	L2	L	H	H	H	
	D3cold	D3cold	L3	-	-	-	L	
S5	D3cold	D3cold	L3	-	-	-	L	Power is removed from modem





<Core Design>



Title			CPU (POWER1)		
Size	Document Number	Rev			1
A 3	BOLT WHL				
Date:	Thursday, December 27, 2018	Sheet	21	of	105

**Main Func = PCH**



C PU1T 2 0 OF 2

[illegible]

WHISKEY-LAKE-GP  
ZZ.00CPU.271



PUSIS		1 of 20
BT5C	D6	BY25
D6	VS	V38
AL32	VS	V38
BT5C	D6	BY25
D6	VS	V38
AL7	VS	V38
BT5C	D6	BY25
AM10	VS	V38
BT5C	D6	BY25
AM28	VS	BY35
BT5C	D6	V33
AM33	VS	BY36
BT5C	D6	V33
AM35	VS	V33
BT5C	D6	V33
ES1	VS	C1
ES2	VS	K21
AN25	VS	V38
AN25	VS	C21
BT5C	D6	V38
AN28	VS	V38
BT5C	D6	V38
AN28	VS	V38
BT5C	D6	V38
F12	VS	V38
AN30	VS	V38
F15	VS	V38
AN30	VS	V38
F15	VS	V38
AN31	VS	K27
BT5C	D6	V38
F15	VS	V38
AN7	VS	K28
BT5C	D6	V38
F21	VS	C9
AN8	VS	K29
BT5C	D6	V38
F24	VS	CA11
BT5C	D6	V38
F3	VS	AN31
BT5C	D6	V38
AP3	VS	CA15
BT5C	D6	V38
F4	VS	AP33
AP3	VS	CA22
BT5C	D6	V38
AP33	VS	V38
G21	VS	AP35
BT5C	D6	V38
G27	VS	B12
AP4	VS	K4
BT5C	D6	V38
AR28	VS	K4
BT5C	D6	V38
G36	VS	B18
BT5C	D6	V38
AT33	VS	CB11
BT5C	D6	V38
G9	VS	B21
BT5C	D6	V38
AT36	VS	L33
BT5C	D6	V38
AT36	VS	L33
BT5C	D6	V38
H27	VS	CB18
BT5C	D6	V38
AT4	VS	L36
BT5C	D6	V38
AT10	VS	CB19
BT5C	D6	V38
H2	VS	B29
BT5C	D6	V38
AT28	VS	CB2
BT5C	D6	V38
AT28	VS	CB2
BT5C	D6	V38
J12	VS	B31
BT5C	D6	V38
AU29	VS	CB20
BT5C	D6	V38
J15	VS	CB27
BT5C	D6	CB25

ZZ.00CPU.271

C UNIT		2 OF 20	
N6		CF23	
B37	SS	V	V4
C8	SS	V	V4
P10	SS	CF28	
B5	SS	W10	
C83	SS	W33	
P9	SS	CF3	
B3	SS	W33	
C64	SS	CF4	
P83	SS	W30	
B3	SS	W	33
C87	SS	C033	
P83	SS	W	33
B10	SS	C07	
C11	SS	W	36
B428	SS	Y26	
P7	SS	BF4	
B4	SS	W33	
C220	SS	Y27	
B3	SS	Y30	
C225	SS	BG28	
B3	SS	W11	
B333	SS	Y33	
C224	SS	C14	
P29	SS	W11	
B35	SS	BH28	
C24	SS	Y7	
R30	SS	Y7	
B84	SS	BH29	
C2	SS	BH23	
R31	SS	BH32	
C2	SS	BH32	
C111	SS	BH103	
T27	SS	C133	
B3	SS	C133	
T30	SS	C135	
C14	SS	BH16	
T33	SS	BH18	
C14	SS	BH19	
BC32	SS	C16	
C224	SS	BH16	
T34	SS	BH24	
C225	SS	BH22	
BC8	SS	C2020	
C233	SS	BH14	
C23	SS	BH12	
B28	SS	CB24	
C23	SS	C24	
U7	SS		
B333	SS	U24	
C23	SS	U27	
V26	SS	AF4	
B33	SS	AU4	
C23	SS	B46	
B33	SS	B44	
V27	SS	B46	
B33	SS	B44	
CF11	SS	BE4	
B33	SS	B44	
BE39	SS	B44	
CF14	SS	B44	
V27	SS	C12	
BE28	SS	C12	
Y39	SS	C35	
BE29	SS	CM6	
CF2	SS	CM4	
Y39	SS	AC5	
BE3	SS	CM6	

WHISKEY-LAKE-G  
ZZ.00CPU.271



Main Func = KBC




Pin header definitions for the board, showing connections for various components like the USB-C port, battery, and other peripherals.

CR_STRAP	BSS_STRAP	Source
0	X	Use 3.3V Private SPI
1	0	Use eSPI Flash Channel
1	1	Use 3.3V Shared SPI

Note: If the eSPI Flash Channel is used for booting, the GPIO123/IOH\_CSP pin must be used as RSTMRSTA. This pin will be driven high by the boot ROM code in order to activate the eSPI flash channel. If the GPIO\_SPL pin is used for booting, then any unused GPIO may be used for RSTMRSTA.




PCB VERSION / PARTNO	PULL-UP RESISTOR	PULL-DOWN RESISTOR	VOLTAGE
VER001	10K	10K	3.3V
VER002	10K	10K	3.3V
VER003	10K	10K	3.3V
VER004	10K	10K	3.3V
VER005	10K	10K	3.3V
VER006	10K	10K	3.3V
VER007	10K	10K	3.3V
VER008	10K	10K	3.3V
VER009	10K	10K	3.3V
VER010	10K	10K	3.3V
VER011	10K	10K	3.3V
VER012	10K	10K	3.3V
VER013	10K	10K	3.3V
VER014	10K	10K	3.3V
VER015	10K	10K	3.3V
VER016	10K	10K	3.3V
VER017	10K	10K	3.3V
VER018	10K	10K	3.3V
VER019	10K	10K	3.3V
VER020	10K	10K	3.3V



```


18      S      PI_CS_CPU_N1      >>>_____
18      S      PI_CS_CPU_N0      >>>_____
15,18   S      PI_HOLD_CPU      >>>_____
24      R      TCSTW_ON          <<<_____
53      R      V_SW_DSW_OK      >>>_____
18,91   S      PI_SO_CPU        <<<_____
15,18   S      PI_WP_CPU        <<<_____
18,91   S      PI_CLK_CPU       <<<_____
15,18,91 S      PI_SI_CPU       >>>_____
15,20   R      TC_DET#          <<<_____
24      V      CDSW_ON          <<<_____
17,40,45 V      5V_POK         >>>_____

```




R2502/R2507/R2503/R2508/R2509		
CPU TYPE	CNL(16M+8M)	WHL(16M)
BoIt_L(TPM)	64.33R05.6DL	64.49R95.6DL
BoIt (non TPM)	64.49R95.6DL	63.R0034.LDL

R2501/R2510/R2511/R2513/R2512		
CPU TYPE	CNL(16M+8M)	WHL(16M)
Bolt_L(TPM)	64.33R05.6DL	DY
Bolt (non TPM)	64.49R95.6DL	DY

[illegible]

On KBL, the VCCRTC max voltage is being reduced to minimize leakage on the ESD diodes and prevent RTC oscillator problems. Whether VCCRTC is sourced from Vbatt in G3 or VCCDSW\_3p3 in Non-G3 state, platform designers must ensure the effective voltage at VCCRTC does not exceed 3.2V. The following sections will detail various options platform designers can use to achieve this new specification.



Add RTC Gen 9 reset circuit\_20170726

**BOLT L 14 EMMC**



```


24  FAN_TACH1  <<<<_____
24  FAN1_PWM   <<<<_____

24  CMP_VOUT0  >>>>_____
24  CMP_VIN0_R <<<<_____

18.24  sML1_SMBDATA  <<<<_____
18.24  sML1_SMBCLK  <<<<_____

31.61,62,63.91  PLTRST# CPU  <<<<_____
17.24          RESET_OUT#  <<<<_____
40          PURE_HW_SHUTDOWN# <<<<_____

```




TEMPERATURE (°C)		T_CRIT#				
		2KΩ	7.5KΩ	10.5KΩ	14KΩ	18.7KΩ
ALERT#	2KΩ	77	87	97	107	117
	7.5KΩ	79	89	99	109	119
	10.5KΩ	81	91	101	111	121
	14KΩ	83	93	103	113	123
	18.7KΩ	85	95	105	115	125

**BOLT L 14 EMMC**



Main Func = Audio







Main Func = LAN


PCIE



PCIE\_CLK







MDI



LAN CHIP (10/100/1000M & 10/100M co-lay)

3D3V\_LAN\_S5 rise time must be controlled  
between 0.5 mS and 100 mS.  
LAN power Noise 3.3V < 200mV Vpeak to Vpeak.




BOLT L 14 EMMC

<b>DELL</b>		<b>Wistron Corporation</b>	
2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.			
Title		<b>L AN RTL8106</b>	
Size	Document Number	Rev	
C	Wistron	<b>BOLT WHL</b>	
Date	Thursday, December 27, 2018	Sheet	31 of 105

Main Func = LAN


LAN TransFormer (10/100/1000M & 10/100M co-lay)

MDI



24.64 SYS\_LED\_MASK# >>>


Green LED Status:  
Blinking:Data transmit (10/100/1000)  
Always Turn On: Network Connection exist  
Turn Off: No network connection exist




Layout note:  
30 mil spacing between  
MDI differential pairs.

Layout note:  
30 mil spacing between  
MDI differential pairs.

LED




LED



TEST PAD

Layout:  
Place near RJ45




# Main Func = USB3.0


## USB Power Switch Enable

24.66 U\_SB\_ENP >>>  
16.36 U\_SB\_OCB >>>

## USB Power Switch



## USB Power Sharing



3.1 阻值範圍:  $\geq 1\Omega$  &  $0\Omega$

型別	編碼	電壓	電流	T.C.R. (ppm/°C)	阻值範圍				JUMPER (Ω)	JUMPER (Ω)
					R08(1%)	R04(1%)	R02(1%)	R01(1%)		
RT711 (0241)	1-W	25V	50V	200	—	10.2R < 100	10.2R < 100	10.2R < 100	0.5A	50mΩ
RT711 (0402)	1-W	50V	100V	200	470.2R < 100	100.2R < 100	100.2R < 100	100.2R < 100	1A	50mΩ
RT711 (0402)	1-W	75V	150V	200	—	10.2R < 100	10.2R < 100	10.2R < 100	1A	50mΩ
RT711 (0402)	1-W	150V	300V	200	—	10.2R < 100	10.2R < 100	10.2R < 100	2A	50mΩ


## USB2.0 from USB Charger

36 SB3\_CHAR\_N >>>  
36 SB3\_CHAR\_P >>>


## USB3.1

16 SB3\_USB31\_TX\_P >>>  
16 SB3\_USB31\_TX\_N >>>  
16 SB3\_USB31\_RX\_P >>>  
16 SB3\_USB31\_RX\_N >>>

## CMC



## USB-A Connector USB3.1 Port 1




## USB2.0

16 USB4\_USB20\_N >>>  
16 USB4\_USB20\_P >>>


## USB3.1

16 USB4\_USB31\_TX\_P >>>  
16 USB4\_USB31\_TX\_N >>>  
16 USB4\_USB31\_RX\_P >>>  
16 USB4\_USB31\_RX\_N >>>


## CMC




## USB-A Connector USB3.1 Port 2



## ESD FOR PORT1



## ESD FOR PORT2



BOLT L 14 ENMC



**DELL** Wistron Corporation  
2/F, Bldg. 1, Hsin Tai Wu Rd., Hsinchu,  
Taipei Hsinchu 301, Taiwan, R.O.C.

Doc: USB3.0 CONN

Rev: 1  
Date: Thursday, December 27, 2018

Main Func = USB Charger

Reserved  
USB Charger Port1




Device Control Pins				
	CTL1 (EC control)	CTL2	CTL3	ILIM_SEL
CDP	1	1	1	1
DCP Auto	0	1	1	X

The following equation programs the typical current limit:

$$I_{OS\_typ} (mA) = \frac{50,500}{(R_{ILIM\_XX} (k\Omega) + 0.1)}$$

R<sub>ILIM,XX</sub> corresponds to either R<sub>ILIM\_HI</sub> or R<sub>ILIM\_LO</sub> as appropriate.

BOLT L 14 EMMC



Wistron Corporation  
2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB Charger

SizeCustomDocument NumberBOLT WHLRev1


Date: Thursday, December 27, 2018Sheet 36 of 105



## 3D3V\_S0/5V\_S0



2018.03.28  
separate 3D3V\_S0/5V\_S0 for layout

### ROSA Run Power



### 3D3V\_S0/LAN POWER

3D3V\_S0 Consumption  
Peak current 2.5A



### 5V\_S0/1D8V\_S0



5V\_S0 Consumption  
Peak current 3A

Table 4. Rise Time Values


CT (pF)	RISE TIME (µs) 10% - 90%, C <sub>L</sub> = 0.1 µF, C <sub>IN</sub> = 1 µF, R <sub>L</sub> = 10 Ω <sup>(1)</sup>						
	5 V	3.3 V	1.8 V	1.5 V	1.2 V	1.05 V	0.6 V
0	149	112	77	70	60	56	42
220	548	388	236	206	173	154	103
470	968	673	401	342	289	256	169
1000	1768	1220	711	608	505	445	286
2200	3916	2678	1554	1332	1097	949	627
4700	8040	5477	3179	2691	2240	1964	1249
10000	16520	11150	6410	5401	4430	3933	2526

(1) TYPICAL VALUES at 25°C, V<sub>BIAS</sub> = 5 V, 25 V XTR 10% CERAMIC CAP



## Power Good



## VCCST/VCCPLL








Main Func = M-BAT Input



## ISL95522 Hybrid Charger

## Default ISL9538 Buck-Boost Charger

OFF PAGE



## BOM Change List

Year	Month	Day	Time	Location	Activity	Remarks
1990	1	1	10:00	101	Math	Final Exam
1990	1	2	10:00	101	Math	Final Exam
1990	1	3	10:00	101	Math	Final Exam
1990	1	4	10:00	101	Math	Final Exam
1990	1	5	10:00	101	Math	Final Exam
1990	1	6	10:00	101	Math	Final Exam
1990	1	7	10:00	101	Math	Final Exam
1990	1	8	10:00	101	Math	Final Exam
1990	1	9	10:00	101	Math	Final Exam
1990	1	10	10:00	101	Math	Final Exam
1990	1	11	10:00	101	Math	Final Exam
1990	1	12	10:00	101	Math	Final Exam
1990	1	13	10:00	101	Math	Final Exam
1990	1	14	10:00	101	Math	Final Exam
1990	1	15	10:00	101	Math	Final Exam
1990	1	16	10:00	101	Math	Final Exam
1990	1	17	10:00	101	Math	Final Exam
1990	1	18	10:00	101	Math	Final Exam
1990	1	19	10:00	101	Math	Final Exam
1990	1	20	10:00	101	Math	Final Exam
1990	1	21	10:00	101	Math	Final Exam
1990	1	22	10:00	101	Math	Final Exam
1990	1	23	10:00	101	Math	Final Exam
1990	1	24	10:00	101	Math	Final Exam
1990	1	25	10:00	101	Math	Final Exam
1990	1	26	10:00	101	Math	Final Exam
1990	1	27	10:00	101	Math	Final Exam
1990	1	28	10:00	101	Math	Final Exam
1990	1	29	10:00	101	Math	Final Exam
1990	1	30	10:00	101	Math	Final Exam
1990	1	31	10:00	101	Math	Final Exam
1990	2	1	10:00	101	Math	Final Exam
1990	2	2	10:00	101	Math	Final Exam
1990	2	3	10:00	101	Math	Final Exam
1990	2	4	10:00	101	Math	Final Exam
1990	2	5	10:00	101	Math	Final Exam
1990	2	6	10:00	101	Math	Final Exam
1990	2	7	10:00	101	Math	Final Exam
1990	2	8	10:00	101	Math	Final Exam
1990	2	9	10:00	101	Math	Final Exam
1990	2	10	10:00	101	Math	Final Exam
1990	2	11	10:00	101	Math	Final Exam
1990	2	12	10:00	101	Math	Final Exam
1990	2	13	10:00	101	Math	Final Exam
1990	2	14	10:00	101	Math	Final Exam
1990	2	15	10:00	101	Math	Final Exam
1990	2	16	10:00	101	Math	Final Exam
1990	2	17	10:00	101	Math	Final Exam
1990	2	18	10:00	101	Math	Final Exam
1990	2	19	10:00	101	Math	Final Exam
1990	2	20	10:00	101	Math	Final Exam
1990	2	21	10:00	101	Math	Final Exam
1990	2	22	10:00	101	Math	Final Exam
1990	2	23	10:00	101	Math	Final Exam
1990	2	24	10:00	101	Math	Final Exam
1990	2	25	10:00	101	Math	Final Exam
1990	2	26	10:00	101	Math	Final Exam
1990	2	27	10:00	101	Math	Final Exam
1990	2	28	10:00	101	Math	Final Exam
1990	2	29	10:00	101	Math	Final Exam
1990	2	30	10:00	101	Math	Final Exam
1990	2	31	10:00	101	Math	Final Exam
1990	3	1	10:00	101	Math	Final Exam
1990	3	2	10:00	101	Math	Final Exam
1990	3	3	10:00	101	Math	Final Exam
1990	3	4	10:00	101	Math	Final Exam
1990	3	5	10:00	101	Math	Final Exam
1990	3	6	10:00	101	Math	Final Exam
1990	3	7	10:00	101	Math	Final Exam
1990	3	8	10:00	101	Math	Final Exam

## ISL9538

TABLE 22. PROG PIN PROGRAMMING OPTIONS



PROG-NO RESPONSE (ms)			CELL #	DEFAULT ROUTING FREQUENCY	Adjustment changing	DEFAULT ACQUIRE RATE
MIN	5%	MAX				
14.0	1	7330Hz	No	2.5	0.4%	
14.7		1MHz	No			
22.0		7330Hz	No	1.5		
28.0		7330Hz	Yes	0.6%		
33.7		7330Hz	Yes	1.5		
45.2	2	7330Hz	Yes	3.5		
52.3		1MHz	No			
65.9		7330Hz	No	0.6%		
71.5		1MHz	No	3.5		
82.5		7330Hz	No	0.6%		
93.1		7330Hz	No	0.6%		
105	3	7330Hz	No	0.6%		
118		7330Hz	No	1.5		
132		1MHz	No	1.5		
147		1MHz	No	0.4%		
162		7330Hz	Yes	0.6%		
176	4	7330Hz	Yes	1.5		
205		7330Hz	Yes	0.6%		
223		1MHz	No	0.6%		
238		1MHz	No	1.5		
267		7330Hz	No	0.6%		
281	5	7330Hz	No	0.6%		

## ISL95522


Table 17. Prog Pin Programming Options

Prog-GND Resistance (mΩ)	Charger Type	Current Sense Resistor Value	Default # of Battery Cells in Series
0	NVOC	$R_{CS} R_{CS} = 2 \pm 1$ $R_{CS} = 150\Omega$ $R_{CS} = 50\Omega$	3
22.6		$R_{CS} = 50\Omega$	4
35.3		$R_{CS} = 20\Omega$ $R_{CS} = 30\Omega$	2
69.6		$R_{CS} R_{CS} = 1 \pm 1$ $R_{CS} = 150\Omega$ $R_{CS} = 100\Omega$	3
86.6		$R_{CS} = 100\Omega$	4
102	HPB	$R_{CS}$	2
155		$R_{CS} = 20\Omega$ $R_{CS} = 20\Omega$	4
182		$R_{CS} = 20\Omega$	2
215		$R_{CS} R_{CS} = 2 \pm 1$ $R_{CS} = 50\Omega$ $R_{CS} = 50\Omega$	4
237		$R_{CS} = 50\Omega$	2
252		$R_{CS}$ $R_{CS} = 20\Omega$ $R_{CS} = 20\Omega$	5

```
SSID = PWR.Plane.Regulator_3D3V
```








WHL\_U42\_15W  
VCORE I<sub>cc</sub>(max)=70A TDC=48 A  
VCCGT I<sub>cc</sub>(max)=31A TDC=18 A  
VCCSA I<sub>cc</sub>(max)=6A TDC=4A




	022	042	
PC4614	330P (78.33124, 2FLDLS)	470p (78.47124, 2FLDLS)	2017/04/27
PC4618	33P (78.47124, 2FLDLS)	470p (78.47124, 2FLDLS)	
PC4625		0.022n (78.22321, 2FLDLS)	
PC4626	DY	0.022n (78.22321, 2FLDLS)	2017/02/21
PR4669	DY		
PR4670	1K (64.10015, 6DL)		
PR4672	357 (64.33705, 6DL)	523 (64.33705, 6DL)	2018/04/27
PC4630	47nF (078.47322, 022P)	47nF (078.47322, 022P)	
PC4628	22nF (78.22321, 2FLDLS)	22nF (78.22321, 2FLDLS)	
PC4654	0.022nF (78.22321, 2FLDLS)	0.022nF (78.22321, 2FLDLS)	2018/04/27
PC4653	DY	47nF (078.47322, 022P)	
PR4633	3.58K (64.15415, 6DL)	2.58K (64.25515, 6DL)	
PR4608	9.94K (64.10025, 6DL)	100K (64.10035, 6DL)	2018/04/27

Main Func = CPU\_CORE

46 pWR\_VCORE\_PWM >>>  
46 pWR\_VCORE\_FCCMI <<<  
46 pWR\_VCORE\_ISUMP <<<  
46 pWR\_VCORE\_ISUMN <<<




For acoustic noise








CYNTEC. 7.3\*6.8\*3mm  
DCR: 0.9m Ohm +/-7%  
Idc : 35A , Isat : 41A

WHL\_U42\_15W  
Icc(max)=31A  
TDC=18A



<Core Design>

**Main Func = CPU CORE**



<Core Design>




Title **N CP81382MN CPU VCCGT(3/3)**

Size A 2	Document Number <b>BOLT WHL</b>	Rev <b>1</b>
-------------	------------------------------------	-----------------

Date: Thursday, December 27, 2018 Sheet 48 of 105


**Main Func = CPU\_CORE**



Bolt 20180412 E3 support

PWR\_DCBATOUT\_VCCSA 1  
AFTE14P-GP

20180126




20180824 EMI request

WHL\_U42\_15W  
Icc(max)=6A  
TDC=4A

Cyntec. 7.3mm x6.8mm x3mm  
DCR: 4~4.2 mohm  
Idc : 17.5A , Isat : 26A

46 PWR\_VCCSA\_PWM  
46 PWR\_VCCSA\_FCCM  
46 PWR\_VCCSA\_ISUMP  
46 PWR\_VCCSA\_ISUMN




If no need support PS4 mode  
please change to ISL6208C  
74.06208.B73

BOLT L 14 EMMC



		<b>Wistron Corporation</b> 2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>VCCSA</b>			
Size A 3	Document Number <b>BOLT WHL</b>		Rev <b>1</b>
Date: Thursday, December 27, 2018		Sheet 50 of	105






## AOZ2262 for 1D05V

40 1D05V\_SS\_PWRGD  
53 PWR\_1D0V\_PG



P WR\_1D0V\_PG 1 P R5210 2 P WR\_1D0V\_EN  
0R0402-PAD-1-GP





BOLT L 14 EMMC

OFFPAGE

Main Func = 1D8V


52 PWR\_1D8V\_PG <<< 1 PWR\_1D8V\_EN >>> 25 3V\_5V\_DSW\_OK >>> 1 PWR\_1D8V\_EN 0R0402-PAD-1-GP

OFFPAGE\_GAP



20181031

# APL5934 for 1D8V




BOLT L 14 EMMC





**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title			1D8V
Size	Document Number	Rev	
A 3	BOLT WHL	1	
Date:	Thursday, December 27, 2018	Sheet	53 of 105

# Main Func = LCD




# INVERTER POWER




LCD\_CBL\_DET#

IR\_CAM\_DET#



TOUCH\_LCD\_DET#






# PANEL\_PWRGD CIRCUIT



# Main Func = CAMERA






# Main Func = Touch panel






Main Func = CRT



BOLT



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**CRT**

Size  
A4

Document Number  
**BOLT WHL**

Rev  
**1**




Date: Thursday, December 27, 2018

Sheet 56 of 105

```



main Func = HDMI

```




**Main Func = DP Demux**




**CPU DP to DP De-MUX**



**FOR Type C**








**FOR VGA**



**FOR Type C**

**FOR VGA**



2018.10.31

SW	I/O	Port switching control or priority configuration. Internal pull down ~150KΩ, 3.3V I/O
For Control Switching Mode (CFG0 = L):		
SW = L:	Port1 is selected (default)	
SW = H:	Port2 is selected	
For Automatic Switching Mode (CFG0 = H):		
SW = L:	Port1 has higher priority when both ports are plugged (default)	
SW = H:	Port2 has higher priority when both ports are plugged	
Overwritten by I2C register in I2C Control Mode		

BOLT L 14 EMMC



DP De-MUX

BOLT WHL


DATE: Thursday, December 27, 2018

Main Func = HDD


HDD

16 HDD\_SATA\_TX\_P11 >>>  
16 HDD\_SATA\_TX\_N11 >>>  
16 HDD\_SATA\_RX\_P11 <<<  
16 HDD\_SATA\_RX\_N11 <<<  
70 FFS\_INT2\_Q >>>  
16 HDD\_DEVS\_LP >>>  
18,20 HDD\_DET# <<<


SATA RE-DRIVER




HDD ESD



HDD POWER



SATA HDD Connector




Main Func = ODD

ODD

16 ODD\_SATA\_TX\_P12 >>>  
16 ODD\_SATA\_TX\_N12 >>>  
16 ODD\_SATA\_RX\_P12 <<<  
16 ODD\_SATA\_RX\_N12 <<<  
16 SATA1\_ODD\_PRSNT# >>>

ODD Connector



O DD_SATA_TX_CON_P	1	A	FTP6001	AFTE14P-GP
O DD_SATA_TX_CON_N	2	A	FTP6002	AFTE14P-GP
O DD_SATA_RX_CON_P	3	A	FTP6003	AFTE14P-GP
O DD_SATA_RX_CON_N	4	A	FTP6004	AFTE14P-GP
S ATA_ODD_PRSNT#	5	A	FTP6005	AFTE14P-GP
S V_ODD_S0	6	A	FTP6006	AFTE14P-GP
S V_ODD_S0	7	A	FTP6007	AFTE14P-GP

BOLT L 14 EMMC

**DELL** Wistron Corporation  
2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taiwan 300, R.O.C.

SATA IF HDD/ODD			
Title	Document Number	Rev	1
Size	2	1	1
Date	Friday, December 26, 2016	Sheet	50 of 105

5  
Main Func = WLAN


## BT







## WLAN



**CNVI**



## Others



CPU		WLAN
GPP_F8_RXD	COEX1	UART TXD
GPP_F9_TXD	COEX2	UART RXD
GPP_F0_BLANKING	COEX3	STANDARD PIN

# Main Func = WWAN

19,24 WWAN\_DB\_DET# <<<\_\_\_\_\_

Taos NC

24 INT# ITE8010 <<>>\_\_\_\_\_  
24 CLK ITE8010 <<>>\_\_\_\_\_  
24 DAT ITE8010 <<>>\_\_\_\_\_

## WWAN

16 WWAN\_PCIE\_RX\_N <<>>\_\_\_\_\_  
16 WWAN\_PCIE\_RX\_P <<>>\_\_\_\_\_  
16 WWAN\_PCIE\_TX\_N <<>>\_\_\_\_\_  
16 WWAN\_PCIE\_TX\_P <<>>\_\_\_\_\_

18 WWAN\_CLKREQ\_CPU\_N <<<\_\_\_\_\_  
18 WWAN\_PCIE\_CLK\_P <<>>\_\_\_\_\_  
18 WWAN\_PCIE\_CLK\_N <<>>\_\_\_\_\_


16 WWAN\_USB20\_N <<>>\_\_\_\_\_  
16 WWAN\_USB20\_P <<>>\_\_\_\_\_

17,26,31,61,63,91 PLTRST#\_CPU >>>\_\_\_\_\_

>>>WWAN\_BB\_RST# 21

>>>WWAN\_FULL\_PWR\_EN\_R 20


>>>WWAN\_GPIO\_PERST# 20



BOLT L 14 EMMC



<b>DELL</b>			<b>Wistron Corporation</b>	
			2 1F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title				
<b>WWAN</b>				
Size	Document Number			Rev
Custom	<b>BOLT WHL</b>			<b>1</b>
Date:	Thursday, December 27, 2018		Sheet 62 of 105	

Main Func = eMMC



**Notes:**

- 1. Design Constraint: For PCIe only application, refer to the PCIe guidelines for details.
- 2. Design Constraint: For SATA only application, both Tx and Rx channels need to have 10 nF capacitors on the motherboard. This option supports all SATA devices. However, the Rx 10 nF capacitor can be removed if coupled OODs / devices are NC.
- 3. Design Constraint: For PCIe Gen 2/ SATA multiplexed configuration, motherboard Tx requires a 10 nF capacitor and motherboard Rx requires a 10 nF capacitor. This option supports all SATA devices and PCIe Gen 2 devices.
- 4. Design Constraint: For PCIe Gen 3/ SATA multiplexed configuration, motherboard Tx requires a 220 nF capacitor and motherboard Rx requires a 10 nF capacitor. This option supports all SATA devices and PCIe Gen 3 devices.
- 5. Design Constraints: Required: Refer to the Chapter 3, "General Differential Signal" section, along with the additional guidelines in this section for all design optimization guidelines.
- 6. Design Constraint: For SATA only application, motherboard Tx requires 220 nF capacitors or PCIe Gen 3 devices, follow the PCIe Gen 3/ SATA multiplexed configuration, motherboard Tx requires a 220 nF capacitor and motherboard RX capacitor is 10 nF.




Main Func = Power BTN

```

24  pWR_LED#    >>>_____
20,21 PWR_BD_DET# <<<<_____
24,92 ID_CL_SIO# <<<<_____
24,92 KBC_PWRBTN# <<<<_____

```




**Main Func = Battery L**

Low actived from KBC GPIO

```
24,32 SYS_LED_MASK# >>>_____


24 CHG_AMBER_LED# >>>_____

24 BATT_WHITE_LED# >>>_____
```




Main Func = HDD LED

```
24 MASK_SATA_LED# >>>_____
    16 SATA_LED# >>>_____
    63 M2_PCIE_LED# <<<_____
```



**Main Func = M-BIST**

17,24 PCH\_RSMRST# >> \_\_\_\_\_  
24 EC\_D\_INHIB >>> \_\_\_\_\_  
24,43,44 HW\_ACAV\_IN >>> \_\_\_\_\_





24 CAP\_LED#\_R >>> \_\_\_\_\_

24  $\kappa S[0..7]$  >>> \_\_\_\_\_

24  $\kappa SO[..16]$  <<< \_\_\_\_\_

20  $\kappa B\_DET\#$  <<< \_\_\_\_\_

$\kappa B\_LED\_BI\_DET$  <<< \_\_\_\_\_

24  $\kappa B\_LED\_PWM$  >>> \_\_\_\_\_

[illegible]

084.02418.0011

2N2 = 084.00144.0B11

SC10P950V2I=4DLGP

[illegible]

24 TP\_EN# >>>\_\_\_\_\_

24 CLK\_TP\_SIO <<<\_\_\_\_\_

24 DAT\_TP\_SIO <<<\_\_\_\_\_

2C0\_SCL\_TCH\_PAD >>>\_\_\_\_\_

12C0\_SDA\_TCH\_PAD >>>\_\_\_\_\_

24 TP\_WAKE\_KBC# <<<\_\_\_\_\_

24 pTP\_DIS# >>>\_\_\_\_\_

TP side has pull high

T P\_WAKE\_KBC# 1 R 6511 2 TP\_WKAI

10K2J3-07


**PS2**

## I2C


Pin number	Pin name
1	VDD
2	DAT (I2C)
3	CLK (I2C)
4	GND
5	ATTN
6	GPIO
7	DAT (PS2)
8	CLK (PS2)

Main Func = IO Connector


USB 2.0



USB2.0 CARD



USB2.0





USB OC



USB Switch Enable




USB2.0 Card Reader SD3.0



# Main Func = Debug

## Debug Connector




24 HOST\_DEBUG\_TX >>>—

20 UART\_2\_CTXD\_DRXD <<<—

20 UART\_2\_CRXD\_DTXD <<<—

## Firmware SW



24 ME\_FWP <<<—

19 ME\_FWP\_R <<<—

MESW1\_B 1 AFTP6801 AFTE14P-GP

ME\_FWP\_R 1 AFTP6802 AFTE14P-GP

ME\_FWP 1 AFTP6803 AFTE14P-GP

	A	B
ME_FWP_R	Low	High
	Normal Operation (Default)	Override

BOLT L 14 EMMC



**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

**Dubug connector**

Size  
A4

Document Number

**BOLT WHL**

Rev

**1**


Date: Thursday, December 27, 2018

Sheet 68 of 105

Main Func = Free Fall Sensor

12,13,18,56 pCH\_SMBDATA <<>>  
12,13,18,56 pCH\_SMBCLK <<>>


18 FFS\_INT1 <<<<  
20 FFS\_INT2 <<<<  
60 FFS\_INT2\_Q <<<<



BOLT L 14 EMMC

Main Func = TYPEC MUX

From USB HOST



From DP Demux



From CCG4








From CCG4 to MUX & DP Demux



To Type-C CONNECTOR




USB HOST



ENA	ENB	OUT0A	OUT0B	OUT1A	OUT1B	OUT2A	OUT2B
00	00	HL2	HL2	HL2	HL2	HL2	HL2
01	01	HL2	HL2	HL2	HL2	HL2	HL2
10	10	HL2	HL2	HL2	HL2	HL2	HL2
11	11	HL2	HL2	HL2	HL2	HL2	HL2

ENA	ENB	OUT0A	OUT0B	OUT1A	OUT1B	OUT2A	OUT2B
00	00	HL2	HL2	HL2	HL2	HL2	HL2
01	01	HL2	HL2	HL2	HL2	HL2	HL2
10	10	HL2	HL2	HL2	HL2	HL2	HL2
11	11	HL2	HL2	HL2	HL2	HL2	HL2


Title				<b>USB3.0 PORT</b>			
Size	Document Number						Rev
C	Custom			<b>BOLT WHL</b>			<b>1</b>
Date: Thursday, December 27, 2018				Sheet 72		of 105	



	CCG4_ID	R7212	R7214	計算値	理論値
0/8	L0	DY	64.10035.6DL (100K)	0	0
1/8	L1	064.71535.06D1 (715K)	64.10035.6DL (100K)	0.123	0.125
2/8	L2	64.30035.6DL (300K)	64.10035.6DL (100K)	0.25	0.25
3/8	L3	64.20035.6DL (200K)	64.12035.6DL (120K)	0.375	0.375
4/8	L4	64.10035.6DL (100K)	64.10035.6DL (100K)	0.5	0.5
5/8	L5	64.12035.6DL (120K)	64.20035.6DL (200K)	0.625	0.625
6/8	L6	64.22035.6DL (220K)	64.59035.6DL (590K)	0.728	0.75
7/8	L7	64.10035.6DL (100K)	064.71535.06D1 (715K)	0.877	0.875

# Main Func = TYPEC CONNECTOR

## Type-C Connector




71 USB1\_SSRX\_CON\_N1 <<<<  
 71 USB1\_SSRX\_CON\_P1 <<<<  
 71 USB1\_SSRX\_CON\_N2 <<<<  
 71 USB1\_SSRX\_CON\_P2 <<<<  
 71 USB1\_SSTX\_CON\_N1 >>>>  
 71 USB1\_SSTX\_CON\_P1 >>>>  
 71 USB1\_SSTX\_CON\_N2 >>>>  
 71 USB1\_SSTX\_CON\_P2 >>>>


71 USB1\_SBU1 >>>>  
 71 USB1\_SBU2 >>>>  
 72 USBC1\_CC1\_CONN >>>>  
 72 USBC1\_CC2\_CONN >>>>

### From USB2.0/ I2C Mux


71 TOP\_MUX\_P <<>>  
 71 TOP\_MUX\_N <<>>  
 71 BOT\_MUX\_P <<>>  
 71 BOT\_MUX\_N <<>>




## CC & SBU ESD



## USB2.0 ESD



## USB3.1 ESD



BOLT L 14 EMMC

**DELL** Wistron Corporation  
 2/F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title <b>TYPEC CONN</b>		
Size A 3	Document Number <b>BOLT WHL</b>	Rev <b>1</b>
Date: Thursday, December 27, 2018	Sheet 73	of 105


**Main Func = LPS**

```

72  pD_VBUS_C_CTRL1      >>>_____
72  vBUS_P_CTRL          >>>_____
24  tYPEPEC_DCIN1_EN#    >>>_____
72  nXP3290_FO           <<<_____

```



44  $V_{CCPD\_VBUS\_ACK}$   $\gg$






Main Func = TPM

- 18,25 SPI\_SO\_CPU <<<
- 18,25 SPI\_CLK\_CPU >>>
- 15,18,25 SPI\_SI\_CPU >>>
- 18 SPI\_CS\_CPU\_N2 <<<
- 17,26,31,61,62,63 PLTRST#\_CPU >>>
- 17,40 SIO\_SLP\_S0# >>>
- 20 PIRQ# <<<
- 18 TPM\_SPI\_IRQ# <<<



R9133/R9132/R9138		
CPU TYPE	CNL(16M+8M)	WHL(16M)
Bolt_L(TPM)	64.33R05.6DL	64.49R95.6DL
Bolt (non TPM)	DY	DY

BOLT L 14 EMMC




**Wistron Corporation**  
2 F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.

Title			<b>TPM2.0</b>
Size	Document Number	Rev	
C	upform	<b>BOLT WHL</b>	
Date	Friday, December 28, 2018	Sheet	91 of 106

Main Func = Finger Print

FBR(Botton side finger Print Sensor)

16 FP1\_USB20\_N >>>  
16 FP1\_USB20\_P >>>  
17,40,51 SIO\_SLP\_S4# >>>  
24,64 KBC\_PWRBTN# >>>  
24 FPR\_SCAN# >>>  
24,64 LID\_CL\_SIO# <<<



	PM_SLP_S4#	FP_3D3V
S0	1	1
S3	1	1
S4	0	0
S5	0	0

BOLT L 14 EMMC



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**(Reserved)Finger Print**

Size  
Custom




Document Number  
**BOLT WHL**

Rev  
**1**

Date: Thursday, December 27, 2018

Sheet 92 of 105







**Main Func = E3**










WHL	
P1+/-	CPU_VCCGT (iGPU Core) <input>
P2+/-	STORAGE (SSD/HDD) <output>
P3+/-	DISPLAY_CTLR <output>
P4+/-	DISPLAY_BACKLIGHT <output>
P5+/-	SYSTEM (battery leads)
P6+/-	CPU_VCORE <input>
P7+/-	CPU_VDDQ (MCU Core) <input>
P8+/-	CPU_VCCSA (PCH Core) <input>

2	4	6	8	10	12	14	16	18	20
P1+	P1-	P2+	P2-	CLK	GND	P7-	P7+	P8-	P8+
P4+	P4-	P3+	P3-	DATA	3.3V	P6-	P6+	P5-	P5+
1	3	5	7	9	11	13	15	17	19

# Main Func = UnusedParts



## Main Func = EMI & RF Capacitors




BOLT L 14 EMMC




Main FUNC = CPU


1V\_CPU\_CORE



VCCGT



VCCSA



KBL-R U42 Bulk Decoupling Example

Bulk Decoupling Locations	Example	Notes
Vcc Power Plane at VR output	2x 220 uF (@4.5mO ESR) 1x 220 uF (@4.5mO ESR)	Placed at primary side near to VR output Placed at backside side near to VR output
VCCGT Power Plane at VR output	2x 220 uF (@4.5mO ESR)	Placed at primary side near to VR output
VDDQ Power Plane at VR output	2x 47 uF 0805	Placed at primary side near to VR output
VCCIO Power Plane at VR output	2x 47 uF 0805	Placed at primary side near to VR output
VCCSA Power Plane at VR output	2x 47 uF 0805	Placed at primary side near to VR output
VCCPLL Power Plane at V1P0A VR output	1x 0.1uF 0402	Placed at primary side near to VR output


**Notes:**

- These examples are based on 1MHz switching frequency VR with bandwidth of up to 250kHz.
- Bulk decoupling is not a "requirement" but recommendation only. It is an example of VR design/VR bandwidth. Customer should work with respective vendor to validate their VR & bulk decoupling designs to ensure the electrical requirements are met.

KBL-R U42 Decoupling Requirements (Sheet 1of 2)

Domain	Backside cap	Primary side cap	Placement guideline
Vcc	7x 10 uF 0402		Place on secondary side, underneath the package
	26x 1 uF 0402 or 0201		Refer to diagram in Note 3 below for placement recommendation of 0201 caps
		9x 22 uF 0603	Place as close to the package as possible
		8x 47 uF 0805 (6.3V) <sup>1</sup>	
VCCGT	12x 10 uF 0402		Place on secondary side, underneath the package
	14x 1 uF 0402 or 0201		
		7x 22 uF 0603	Place as close to the package as possible
		3x 47 uF 0805 (6.3V) <sup>1</sup>	
VCCSA	7x 10 uF 0402		Place on secondary side, underneath the package
	7x 1 uF 0402 or 0201		
VCCIO		6x 10 uF 0402	Place as close to the package as possible
VDDQ		4x 1 uF 0402	Place as close to the package as possible
VDDQ		4x 10 uF 0402	Place as close to the package as possible
VDDQ		3 x 22 uF 0603	Place as close to the package as possible
VDDQ		1 x 10 uF 0402	Preferred to place the 0402 10uF cap on the secondary under the package shadow near VDDQ pin and short to VDDQ rail under with a shape. Alternatively, if the 0402 cap cannot be placed on the backside, follow the example showed in Figure 4B-3. The 0402 cap to VDDQ BGA routing should not exceed 48mm (RdC). RVP design uses trace L=450mm, W=8mm between BGA and cap. Additional trace routing implemented in RVP design was not required.
VCCPLL		1x 1 uF 0402	Place as close to the package as possible.
VCCPLL_DC		1x 1 uF 0201	Do not route VCCPLL, VCCPLL_DC, VCCGT closest adjacent layer over any power net other than ground.
VCCGT		1x 1 uF 0402	For VccST: Refer to Figure 4B-2 for additional routing details for VccST & VccSTG.

KBL-R U42 Decoupling Requirements (Sheet 2 of 2)



**SPI0\_MOSI**



The schematic shows a signal path starting from a red circle labeled 'SPI0\_MOSI' at the top. A red line descends from this circle, passing through a blue wavy line representing a signal trace. Below the wavy line, the signal enters a red circle labeled 'SPI0\_MOSI' again. The signal then continues as a red line, passing through a blue wavy line, and finally enters a red circle labeled 'SPI0\_MOSI' at the bottom. The signal path is labeled 'SPI0\_MOSI' at the top and bottom, and 'SPI0\_MOSI' is also written next to the bottom red circle.

[illegible]

PCH strap pin:

[illegible]

**DELL** **Wistron Corporation**  
2 F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

### Change History

Document Number  
**BOLT WHL**

Sheet	101	o f	105
-------	-----	-----	-----